The investigation of two-level-state (TLS) loss in dielectric materials and interfaces remains at the forefront of materials research in superconducting quantum circuits. We demonstrate a method of TLS loss extraction of a thin film dielectric by measuring a lumped element resonator fabricated from a superconductor-dielectric-superconductor trilayer. We extract the dielectric loss by formulating a circuit model for a lumped element resonator with TLS loss and then fitting to this model using measurements from a set of three resonator designs: a coplanar waveguide resonator, a lumped element resonator with an interdigitated capacitor, and a lumped element resonator with a parallel plate capacitor that includes the dielectric thin film of interest. Unlike other methods, this allows accurate measurement of materials with TLS loss lower than 10
I. INTRODUCTION
Two-level-state (TLS) loss is the dominant form of loss at millikelvin temperatures and single photon powers in superconducting quantum circuits.
1 TLS loss is a type of dielectric loss that occurs due to an interaction with an electric field, and is generated in bulk dielectrics and interfaces between materials in superconducting quantum circuits.
2,3 Materials improvements in superconducting quantum computing have largely focused on reducing the density and total loss of TLS by improving fabrication, [4] [5] [6] identifying high-and low-loss regions 3, 7, 8 and modifying circuit design to reduce participation of lossy materials.
9,10
The total loss in a superconducting microwave resonator can be written as:
where Q i is the internal quality factor of the resonator and is equal to the inverse of the total loss in the resonator tan δ, F tan δ TLS is the TLS loss with F denoting the filling factor of the TLS material, and 1 QHP is the high power loss. High power loss is generally small and powerindependent in the operational regime of a superconducting quantum circuit, whereas TLS loss has a distinctive power dependence as well as a temperature dependence.
Much is still uncertain about the origins and behavior of TLS. 11 The general model for weak-field TLS loss as a) Electronic mail: coreyrae.mcrae@colorado.edu a function of power and temperature is:
12-14
where F tan δ 0 TLS is the TLS loss of the system at zero power and temperature ( n = 0 and T = 0), ω 0 is the angular resonance frequency, and β is a variable determined by TLS population densities, but is usually close to 0.5. TLS become saturated at high powers, and therefore do not contribute to high power loss. As power decreases in the circuit, TLS loss participation increases until it flattens around single photon powers near the critical photon number n c . tan δ 0 TLS can be seen as an intrinsic value of the TLS material in question, and varies with properties of the material such as deposition parameters, surface treatments, and crystallinity.
8,15-17
Only capacitive components contribute to TLS loss.
18
In the past, dielectric loss has been measured using coplanar waveguide (CPW) resonators, 16, 19, 20 lumped element (LE) resonators with parallel plate capacitors (PPCs), 21, 22 and LE resonators with interdigitated capacitors (IDCs). 18 In one strategy, the filling factor of the material is determined through simulation.
3,19
It has been previously assumed that, in a lumped element resonator with a PPC, a negligible amount of capacitance comes from the inductor, 19, 23 so that the total TLS loss of the resonator is roughly equal to the TLS loss of the PPC. Using this assumption, a single resonator design can be measured to determine the TLS loss of a dielectric material in the PPC. This "single measurement technique" is valid when the participation and/or loss of the material in the capacitor dominates the loss of other components in the resonator.
The identification of low loss dielectrics (tan δ 10 −6 ) for use as substrates, junction insulators, and spacer materials for three-dimensional integration would allow for the expansion of possible circuit architectures. The implementation of a low loss dielectric could drastically decrease the qubit footprint from one millimeter to micrometers. In this work, we demonstrate that conventional methods such as the single measurement technique are not sensitive enough to determine the loss of low loss materials. A method to remove losses from other circuit components is necessary.
We present a technique to extract the TLS loss of a given material using measurements of three resonator designs: an LE resonator with a PPC, an LE resonator with an IDC, and a CPW resonator. We apply this technique to measure the TLS loss of sputtered Al/Al 2 O 3 /Al trilayers in order to report a TLS loss value of 1.02×10 −3 with a difference of 11% from the single measurement technique. We also outline the design and materials regimes where the single measurement technique becomes invalid and the losses of other resonator components must be addressed.
II. DEVICE DESIGN AND FABRICATION
The material under test is a sputtered Al/Al 2 O 3 /Al trilayer deposited at the Naval Research Laboratory. 50 nm of Al, 50 nm of Al 2 O 3 , and 50 nm of Al were deposited consecutively at room temperature without breaking vacuum, with a base pressure of 6 × 10 −6 Pa. The Al/Al 2 O 3 /Al trilayer is patterned into a PPC and incorporated into an LE resonator ( Fig. 1 (a) ) in order to perform TLS loss measurements. An LE IDC resonator ( Fig. 2 (b) inset) and a CPW resonator (Fig. 2 (c) inset) are also measured in this work. These resonators are fabricated on the same wafer as the LE PPC resonators and are defined with liftoff in the same step as the inductors in the LE PPC resonators. More details on fabrication and geometry can be found in Table I and Appendix A.
III. TLS LOSS IN A SUPERCONDUCTING LUMPED ELEMENT RESONATOR
TLS loss in a superconducting lumped element resonator can be modeled by an RLC circuit. Under the assumption that TLS loss is the dominant form of loss, only the capacitive components have associated resistive components. Each lossy capacitor is modeled as a lossless ideal capacitor with equivalent series resistance (ESR) representing the TLS loss of that component. In this way, the lumped element capacitor is represented by an ideal capacitor of capacitance C C with an associated ESR of resistance R C .
The inductor in a non-ideal resonator is not a purely inductive component. Some amount of stray capacitance will always be present within the inductor itself or to ground. Therefore, the inductor can be modeled as a pure lossless inductor L with a capacitor of capacitance C L and ESR of resistance R L . A diagram of the full circuit is shown in Fig. 1 (b) . We can write the total capacitance of the resonator as C tot = C C + C L . Then, the total TLS loss of the resonator at zero power and temperature can be written as:
where F tot , F C , and F L are filling factors of the TLS material, and
Ctot are the participation ratios of the capacitor and inductor respectively, which is equivalent to the fraction of the total resonator capacitance in each element. Here we are omitting the "0" superscript for brevity, but F tot tan δ tot = F tan δ 0 TLS as in Eqn. 2. In order to determine the amount of loss associated with the LE inductor and capacitor respectively, C C and C L must be known. These can be determined through a combination of simulation and measurement as demonstrated in Sec. V. By performing measurements of strategically designed devices, the loss of a single component within the resonator can be determined. This "dielectric loss extraction method" is outlined in Sec. IV.
IV. LE PPC, LE IDC, AND CPW RESONATOR LOSS
The loss of the PPC can be determined from a set of three devices: an LE resonator with a PPC, an LE resonator with an IDC, and a CPW resonator. The PPC LE resonator loss is composed of inductor and PPC loss, as:
where the first term is PPC loss and the second term is inductor loss. We refer to the PPC LE resonator as device A. We can measure a LE IDC resonator (device B) with the same inductor as above. Then we see:
We can use these measurements to solve for the PPC loss if we also know 
If the capacitances of each element are known (see Sec. V), then from these three equations, and using the fact that F PPC = 1, we can solve for tan δ TLS . An application of this method is shown in the following two sections, where the loss of an Al 2 O 3 PPC is extracted by measuring, simulating and modeling PPC, IDC, and CPW structures.
V. LOSS PARTICIPATION OF LUMPED ELEMENT INDUCTOR AND CAPACITOR
The inductor design is simulated in Sonnet (see Appendix B) with a varying LE capacitance C C in order to extract the resonance frequency f 0 . The frequency response is given by:
This equation is used to extract the inductance L and capacitance C L of the inductor. It is possible to engineer the inductor to minimize C L and maximize the participation of the capacitor, thus increasing the accuracy of the single measurement technique (see Appendix C for examples). Simulated values for measured resonators in this experiment are given in Table I . The capacitances of the experimental Al 2 O 3 PPC and planar IDC are determined by taking the measured resonance frequencies of a series of resonators of each type and solving for the capacitance of the capacitor, C C in the model above, where L = L offset + L arm N , and
L and C L are determined by Sonnet simulations of an LE resonator with varying C C and number of inductor arm pairs N . C C is then determined by comparing measured resonance frequencies to Eqn. 7. Note that we find a residual N -dependent component when performing this comparison, which acts as a correction term within C L,arm . We attribute this to a slight difference between the simulated and fabricated inductor design; the simulated inductor arms have square corners in order to reduce simulation complexity, whereas the fabricated inductor arms have rounded corners in order to prevent current crowding.
Using this method with simulated values described in Sec. V, we obtain the C C values shown in Table I for the PPC. We are able to perform the calculation above due to the assumption that the PPC introduces negligible inductance to the circuit. For the IDC, it is more accurate to calculate C C analytically.
24

VI. TLS LOSS MEASUREMENTS
An LE PPC resonator, LE IDC resonator, and CPW resonator are measured on three separate chips during three separate cooldowns to 100 mK in an adiabatic demagnetization refrigerator. Device details are shown in Table I . Fig. 2 shows loss tan δ as a function of number of photons n for these measurements. Each data point is determined by fitting an S 21 frequency sweep to the inverse S 21 resonator model. 17 Fits to the TLS loss model in Eqn. 2 are shown as solid lines.
From these measurements, we obtain the loss values in Table I . Using Eqns. 4, 5 and 6, we obtain an inductor loss of F L tan δ L = 9.19 × 10 −6 as well as a loss for the Al 2 O 3 PPC of 1.02 × 10 −3 . This loss includes both the interface loss of the Al/Al 2 O 3 /Al interfaces as well as the bulk sputtered Al 2 O 3 loss. Due to the high vacuum in situ growth of the trilayer, we assume that the interfaces are much less lossy than the bulk, and thus the loss is largely a representation of the sputtered Al 2 O 3 loss.
We can compare the extracted PPC value above to the value from measuring the PPC LE resonator and assuming all loss is due to the PPC, F A tan δ A = 9.15 × 10 −4 . This application of the single measurement technique gives an 11% difference in reported loss compared to dielectric loss extraction.
VII. COMPARISON TO THE SINGLE MEASUREMENT TECHNIQUE
A simpler and more commonly used method of determining TLS loss of a component of interest is to measure a resonator with that component included in it, say, as the capacitor, and then assigning all measured loss to that component; i.e., the single measurement technique. The fractional difference between the total loss of the resonator tan δ tot and the loss of the component of interest tan δ C is the error in the single measurement technique:
The magnitude of σ err depends on the participation ratio of the component of interest, as well as the losses of the component and the total resonator. The dielectric loss extraction performed in this paper uses losses in the mid-to high-range (10 −5 to 10 −3 ) and an inductor with a participation ratio of 0.102 and two orders of magnitude lower loss than the capacitor. In this regime we can achieve an increase in accuracy of 0.11 by implementing the dielectric loss extraction method over the single measurement technique.
An outline of the various error regimes is shown in Fig. 3. Fig. 3 (a) shows the effect of mismatched losses in the capacitor and inductor when C L /C tot = 0.102, as in this paper. When the capacitor is much lossier than the inductor, σ err flattens out just above 0.11. In other words, an inductor with loss F L tan δ L ∼ 10 −5 can measure capacitor loss F C tan δ C 10 −5 with σ err 0.11. However, when the inductor is lossier than the capacitor, σ err >> 0.1 and the single measurement technique is no longer valid. In this regime, dielectric loss extraction would need to be performed, or C L /C tot would need to be decreased significantly by modifying the resonator design. The effect of this design modification is shown in Fig. 3 (b) . A decrease of the participation loss of the inductor to below 0.01 would need to occur in order to measure capacitor losses significantly lower than the inductor loss with an error of 10% or lower using the single measurement technique.
The grey boxes in Fig. 3 show the regime where we are able to measure low loss materials accurately without the use of the dielectric loss extraction method. A low loss and/or low participation inductor design is required. Appendix C illustrates possible modifications to the resonator design and their effects on participation ratios, while reducing the inductor loss can be attempted through nanofabrication techniques such as surface nitridation or using higher quality liftoff films.
VIII. CONCLUSION AND NEXT STEPS
In conclusion, we demonstrate a method of TLS loss extraction by measuring a lumped element resonator fabricated from a superconductor-dielectric-superconductor trilayer. We extract the dielectric loss by comparing to coplanar waveguide resonators and lumped element resonators with interdigitated capacitors. When demonstrating this method using measurements of resonators on a sputtered Al/Al 2 O 3 /Al trilayer, the TLS loss of sputtered Al 2 O 3 is shown to be 1.02×10 −3 . We see a difference of 11% between estimated and extracted values. This difference increases significantly with decreasing loss in the material of interest, requiring the use of dielectric loss extraction or specialized device design for materials losses of 10 −6 or lower. Next steps include extracting interface loss and bulk dielectric loss independently in a parallel plate capacitor by measuring a series of parallel plate capacitor lumped element resonators with varying capacitor dielectric thicknesses, as well as performing design modifications to optimize the accuracy of the single measurement technique. The PPC is designed to be 20 µm x 20 µm in size, with a capacitance of 727.7 fF determined by comparison between Sonnet simulation and measured resonance frequencies (see Sec. V in the main text for more details). The inductor is 15 µm in width with a gap between inductive arms of 30 µm and a ground gap of 5 µm. Each chip contains six multiplexed resonators and coupling gaps range from 3 to 30 µm for measured normalized coupling quality factors Q * c from 50,000 to 2,000,000 in order to ensure critical coupling at several orders of magnitude of Q i . Coupling is purely inductive due to the symmetric nature of the inductor design. Inductor lengths vary in order to vary resonator frequency for multiplexing purposes, with the lowest frequency resonator having an inductor with N = 17 arms on each side of length 147.5 µm, and the highest having an inductor with N = 7. Each inductive arm adds capacitance C L,arm = 2.614 fF to the resonator, determined in Sec. V in the main text.
The IDC design has 20 fingers of width 5 µm and spacing 5 µm, with a measured capacitance of 316.5 fF (see Sec. V for more details). CPWs have conductor width 5 µm and gap 5 µm, with coupling arms of lengths 150 to 400 µm and a constant coupling gap of 25 µm. Table S1 shows parameter values for inductors with number of arm pairs ranging from 7 to 17. The simulated resonators are composed of a lumped element inductor with the same geometry as in the design described in Appendix A, but with square corners rather than rounded in order to decrease simulation time. A lumped element capacitor of variable capacitance is connected to each end of the inductor, and the inductor is coupled to the feedline with a coupling gap g c = 3 µm. Inductance L and stray capacitance C L are first calculated by determining the simulated resonance frequency of the resonator design at a variety of values of lumped element capacitance, and then fitting to the model in Eqn. 7 in the main text (Fig. S1 .) Then, a corrective term is added to C L from comparison to measured frequencies of a six-resonator LE PPC chip with g c = 3. These values are used in the main text to perform dielectric loss extraction.
Appendix C: Inductor Loss Parameter Space
If the stray capacitance in the inductor were reduced by more than an order of magnitude, a significant decrease would be seen in the estimation error of measuring a PPC LE resonator design only (Fig. 3 (a) ). Geometric parameters can be modified within the inductor design in order to attempt to lower the capacitance of this element. The ground gap, coupling gap, and number of inductor arms were all studied using lumped element resonator simulations in Sonnet to determine their effect on the total capacitance of the lumped element inductor.
Simulations show that varying the gap between the inductor and ground planes between 2 and 10 µm has very little effect on total capacitance of the inductor (Table  S2) , as does varying the coupling gap from 3 to 30 µm (Table S3) . However, the number of arms of the inductor could be decreased (and the size of the parallel plate capacitor increased in order to stay within the gigahertz regime) in order to decrease the participation of the inductor loss. With the current inductor design, the number of inductor arms N could be reduced to one in order to decrease the inductor loss participation to below 0.7%. With this participation, loss on the order of 10 −6 can be accurately extracted with the measurement of a single resonator design. However, the capacitor size would need to vary on a single feedline in order to multiplex resonators.
